Development of a character, line and point display system by Owen, E. W.
General Disclaimer 
One or more of the Following Statements may affect this Document 
 
 This document has been reproduced from the best copy furnished by the 
organizational source. It is being released in the interest of making available as 
much information as possible. 
 
 This document may contain data, which exceeds the sheet parameters. It was 
furnished in this condition by the organizational source and is the best copy 
available. 
 
 This document may contain tone-on-tone or color graphs, charts and/or pictures, 
which have been reproduced in black and white. 
 
 This document is paginated as submitted by the original source. 
 
 Portions of this document are not fully legible due to the historical nature of some 
of the material. However, it is the best reproduction available from the original 
submission. 
 
 
 
 
 
 
 
Produced by the NASA Center for Aerospace Information (CASI) 
https://ntrs.nasa.gov/search.jsp?R=19770017055 2020-03-22T08:38:50+00:00Z
II
r
YVIIYSY Yo hwblowwwo s
beaartnent of Electrical Esgieerot
qb
Y 191 i
CEIVED
M FACILITY ^.,
f 6HANCH
l .I -W
{III
u c u
'NASA-C. -
'Ni► c, nC . —i
Final 'iep
,03/"1F AO
rFINAL REPORT
Development of a Character, Line
and Point Display
for	 Ri
NASA Johnson Space Center 	 NASA
CONTRACT NAS 9-14696
	 `'=` INPU
FINAL REPORT
DEVELOPMENT OF A CHARACTER, LINE AND POINT DISPLAY SYSTEM
FOR
NASA JOHNSON SPACE CENTER
HOUSTON, TEXAS
CONTRACT NAS 9-14696
Principal Investigator -
	
Earle W. Owen
Associate Professor
Contributors -
	
Craig A. James
Prem C. Jain
Department of Electrical Engineering
University of California, Davis
Davis, CA	 95616
MARCH, 1977
rTABLE OF CONTENTS
Introduction...................................
	 1
The Electronic Tablet .......................... 4
The Display and Character Generator ............ 7
The Microcomputer .............................. 11
The Refresh Memory ............................. 13
The Display Interface .......................... 13
The Software ................................... 16
Suggestions for Further Work ................... 22
References ..................................... 24
Appendix....................................... 25
LIST OF FIGURES
1. The major components of the terminal
	
........... 3
2. Layout of the electronic tablet
	
................ 5
3. The refresh memory and point display
	
........... 7
4. The character matrix and character space ....... 8
5. The Motorola MCM6571A character generator
symbols ........................................ 9
6. The TV	 raster display
	 timing	 ................... 10
7. The microcomputer, SBC 80/10 block diagram ..... 11
8. The refresh	 memory	 ............................. 13
9. The display
	 interface	 .......................... 15
10. The software
	
flow	 diagram	 ...................... 19
INTRODUCTION
The system built under this contract is a compact graphics terminal
intended for use as the input to a computerized medical records system.
The principal mode of communication between the terminal and the records
system is by means of checklists and menu selection. However, the terminal
accepts short, handwritten messages as well as conventional alphanumeric
input.
The advantages of automatic storage and retrieval of medical infor-
mation has been evident for some time, but attempts to develop such a
system have been only partially successful. Medical information is so
diverse and extensive that it resists complete classification. In addi-
tion, the critical user is the physician. Physicians have limited
resources of time and energy and must carefully invest these resources
in many demands	 A computerized system must be compatible to their
habits and needs, as well as effective, if it is to be accepted.
Checklists are a convenient mode of computer entry that is consistent
with present medical record keeping. However, in the past, checklist
systems have failed because of the impossibility of providing for all
contingencies. The UCD-NASA terminal overcomes this deficiency by
allowing short handwritten notes to be entered. There is no intention,
at this moment, of making these notes machine readable. The intention
is to label them with machine readable characters and then store and
retrieve them by means of a computerized filing system.
The ultimate goal in the development of a user compatible terminal
is a portable terminal that can be carried by the user much like a note-
pad. Early in the development of the terminal it was realized that this
IJ
2i6eal would not be attained in a single stage. Instead it was decided
to build a versatile, easily modified device that could be used to
experiment with the novel concepts inherent in the proposed record
keeping system.
As Figure 1 shows, the UCD-NASA terminal consists of several major
parts: an electronic tablet, a display, a microcomputer controller, a 	 a*-
character generator, and a refresh memory for the display.
The input device is a Talos, Inc. electronic tablet. Part of the
tablet is used for an alphanumeric touch typewriter while the other
part is available for checklists and handwritten messages.
The display device is a raster scan TV monitor. Alphanumeric
characters are entered into a fixed character matrix with the aid of a
cursor just as in conventional computer termi.,als. Handwritten and
graphical information are entered anywhere on the screen and in any
order. Both handwritten and alphanumeric characters are displayed at
the same time.
The electronic system that controls the flow of information in the
terminal is an Intel SBC 80/10 microcomputer. Another Intel product,
a 16 M lobyte memory, stores the point-by-point array of information
to be displayed. A specially designed interface continuously generates
the raster display without the intervention of the microcomputer.
The UCD-NASA terminal is the first step toward developing a user-
compatible computer input. A number of possible directions for further
development are suggested at the end of the report.
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THE ELECTRONIC TABLET
The Talos electronic tablet is an electric field device with a
capacitive pickup in the form of a ballpoint pen. The model used has
an active area of 11 by 11 inches, a resolution of about 64 lines per
inch, and a sampling rate of up to 100 samples per second.
The surface of the tablet is divided into three areas, as shown
in Figure 2. The left portion of the tablet is a touch typewriter
containing the upper and lower case characters, punctuation and other
symbols, a cursor control, and several other control functions. The
remainder of the tablet can be used for checklist inputs. Handwriting
is confiner to an area approximately four inches wide by three inches
high.
The tablet is operated under the control of the microcomputer in
either the POINT or TRACT: mode of operation. While the tablet is
computer controlled the operator cannot use the mode selector switch
on the tablet; the mode is selected automatl ically. When the pen is
touched to the typewriter area the microcomputer selects the POINT mode
of operation and each touch of the pen causes a single pair of coordinates
to be generated. When the pen is in the handwriting area the tablet is
instructed to operate in the TRACI" mode, and a continuous stream of
coordinates are generated at a sample rate determined by the sample rate
dial on the tablet electronics case.
The touch typewriter is divided into 128 spaces, each approximately
one half inch square. The majority of these spaces contain the upper
and lower case letters, the numbers, punctuation, and other symbols.
The top section of the tablet contains the control functions. Not all
spaces are in use, a number are reserved for future software development.
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The alphanumeric characters are positioned on the display by means
of cursor controls on the keyboard section of the electronic tablet.
NEW LINE, ERASE LINE, and RETURN to the origin are additional character
controls. Individual characters can be erased by positioning the cursor
and touching BLANK. At present, editing of alphanumeric text is not
possible, however, this capability can be added at a later date.
The refresh memory can store information that fills two and two thirds
display screens. The ROLL control allows any part of the refresh memory
to he lisplayed. Touching this control causes the display to roll up-
ward or downward. The software is written so that the refresh memory
appeals like a loop; continual pressing of the ROLL control causes the
contents of the refresh memory to be scanned repeatedly.
When the pen is moved in the handwriting space the tablet generates
a stream of coordinates, which cause an image of the writing to be gener-
ated. A mixture of alphanumeric and graphical information can be dis-
played. The operator selects the mode by moving the pen to the appro-
priate area.
Touching the pen to the ERASE control before entering the handwriting
space converts the pen into an eraser. As the pen is moved, an area of
the display surrounding the pen is erased. The ERASE command erases
whatever is displayed, graphical and alphanumeric information alike.
The pen is restored to a writing instrument by touching it to ERASE for
a second time.
The entire right side of the tablet, including the handwriting area,
is available for charts and checklists. At present, the development of
software for this purpose is at a primative stage. However, potentially
the use of this area is limited only by the imagination of the programmer.
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THE DISPLAY AND THE CHARACTER GENERATOR
The display consists of a dot matrix of 192 rows and 256 columns.
While operating in the graphical mode any one of these points is
accessible. As Figure 3 shows, the display occupies only part of the
refresh memory. However, any part of the refresh memory can be viewed
on the TV screen by means of the ROLL control.
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Characters orginating from the touch typewriter are displayed in
a matrix of 12 character lines or rows, each 32 characters long.
Another 20 lines are hidden in the refresh memory. Each character space,
as shown in Figure 4(b) is a rectangle eight points wide and sixteen
poin,.s high. A character itself occupies a space of seven by nine
points. The remainder of the character space is used for spacing, and
for the cursor, which is a double One at the bottom of the character
space.
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The dot pattern for the raster display is generated by a character
generator, the Motorola MCM6511A. Figure 5 s^ ws the characters pro-
duced by this generator and their corresponding ASCII codes. The
characters that can =-rently be displayed are those shown in Figure 2.
However, the touch typewriter can easily be redesigned and the software
modified to include any of the characters in the generator.
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The TV raster display is synchronized with the microcomputer clock.
The timing and format of the raster scan, which is shown in Figure 6,
is compatible with standard TV monitors. Two video outputs are supplied:
a composite video signal and a vertical and horizontal drive suitable
E
for monitors with separate vertical and horizontal inputs
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THE MICROCOMPUTER
An Intel SBC 80/10 microcomputer cu,,;:-nis the flow of information
to and from the electronic tablet, the communication port, the character
generator, refresh memory, and display interface. The microcomputer was
Purchased as part of an Intel SBC 80P Prototype Package. This system
includes a firmware monitor and a cardcage. A conc lise description of
the SBC 80/10 and the SBC 80P is included in the Appendix. The following
remarks are for the most part confined to a description of how the avail-
able options have been employed
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SBC 80/10 BLOCK DIAGRAM
Figure 7
The mo'crocam futer
The SBC 80/10 microcomputer is a complete computer on a single
board. As the simplified block diagram in Figure 7 shows, the boaru
contains an eight bit Intel StC 30A microprocessor, along with clocks,
buffers, PROM, RAM, and inpui/output ports. There are four, one
kilobyte PROMS. Two of these, two kilobytes, house the Intel monitor,
a package of system software. The other two kilobytes of PROM contain
programs developed specifically for the terminal.
The microcomputer board also has available one kilobyte of RAM.
This memory is used for temporary storage during data handling. Portions
of it are also available for the storage of checklist programs.
Two Intel 8255 input/output programmable interfaces, with a total
of 48 lines, are housed on the board. These parallel lines are used
to communicate with the electronic tablet. Each coordinate axis of
the electronic tablet requires ten input lines. In addition, there are
eight control lines to and from the tablet. One line is required for
a computer interrupt.
The board also contains a standard RS232C interface and a tele-
typewriter interface. Only one of these options can be used at a time.
A change from one to the other requires moving several jumpers on
the board.
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THE REFRESH MEMORY
The TV display is refreshed from an Intel SBC 016, sixteen kilo-
byte RAM memory board. This board is electrically and mechanically com-
patible with the SBC 80P Prototype Package. A con.ise description of
its specification is given in the Appendix.
As Figure 8 shows, the memory is arranged so that information is
read in and out in eight bit bytes. If a single bit is to be changed
the microcomputer reads out the byte containing the bit, changes the
bit and restores the byte to memory with the remaining bits unchanged.
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THE DISPLAY INTERFACE
The TV display interface extracts information from the refresh
memory and prepares it for the raster display. The interface, which
was designed and built at UCD, consists of approximately 70 integrated
circuits on a board that fits into the same cardcage as the microcomputer
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and refresh memory. The three boards, interface, microcomputer, and
refresh memory share the same address, control, and data buses. The
timing of the interface is derived from the mi crocomputer clock so
that the interface operates in synchronism with the computer.
Using the same buses for the microcomputer, refresh memory, and
interface creates a difficulty. When the interface is extracting
information from the refresh memory the microcomputer cannot use the
buses and therefore must remain inactive. In order to decrease this
wasted time a method was devised that enables the interface to obtain
data from the refresh memory in a m i nimum time. A line of the display
is read out of the refresh memory with high speed circuits and stored in
a 256 bit buffer memory. Two buffer memories are used so that while
one is supplying the raster, the other is loaded from the refresh
memory.
The alternative to this method is to read out the information from
the refresh memory as needed. If this is done, the only time the buses
are available to the microprocessor is during the horizontal and vertical
retrace times. This time is about 20 percent of the total time. The
use of buffer memories and fast circuits increases the time available
to the microcomputer to more than 50 percent, a proportion of time that
is more than adequate for the work of the microcomputer.
The flow of data within the interface, and to and from the micro-
computer and refresh memory, is shown in Figure 9. The two 256 Sit RANTS,
each holding aline of the display, act alternately to supply the raster
or to receive and store data from the refresh memory. The control, which
consists primarily of a complex of counters driven by the microcomputer
clock, time both the raster display and the acquisition of data from
the refresh memory.
14
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The address of the start of the display is stored in a register in
the interface. The contents of this register are changed by the mirco-
computer when the ROLL command is touched on the electronic tablet.
In order to save hardware, the data is transferred from the microcomputer
to the address register by means of the address bus. This is done by
using two of the address tines in combination with 'a memory read
signal to indicate that the address line contains information for the
address register.
The transfer of a display line from the refresh memory to the 256
RAM buffer memory is made difficult by the regeneration of information
in the refresh memory itself. The refresh memory consists of dynamic
RAMS that must be regenerated or refreshed approximately once every 12
microseconds. The regenerative circuits, which are part of the SSC 016
memory board, have their own clock so that the regenerative timing is
not synchronized with the remainder of the system. Since the reading
of a line requires more than 12 microseconds, reading of the data is
interrupted at least once by a regeneration cycle. During the regenera-
tion cycle the read operation is suspended, to begin again when regenera-
tion is complete. Since the regeneration is asynchronous with the
remainder of the system the interruption occurs at different times
within the read cycle. However, in all other respects the interface,
refresh read, and the generation of the raster display are locked to the
microcomputer clock.
THE SOFTWARE
The operation of the terminal is controlled by programs stored in
PROMS on the microcomputer board. These programs, consisting of approxi-
mately 500 assembly language instructions, occupy 1600 bytes of memory.
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The present software does not exploit the full potential of the
terminal. It was written to achieve the limited objective of operating
the terminal in the stand-alone mode with the electronic tablet as the
primary input device. While operating in this mode graphical and
alphanumeric input from the electronic tablet are placed in the refresh
memory and displayed on-the cathode ray tube. Control functions such
as ROLL and ERASE are provided. There is also a limited provision for
operation in the checklist mode, using checklist information stored in
the RAM of the microcomputer. An important adjunct to the software
written explicitly for the terminal is a system software package, the
system monitor, provided with the SBG 80P prototype package. The
system monitor places the operator in control of the microcomputer and
allows for a teletype and paper tape input.
Notably absent from the software provided with the terminal are
programs for the operation of the terminal under the control of or in
conjunction with a central computer. This software is yet to be developed.
In addition, the existing programs for the manipulation of data from the
electronic tablet can be extended and improved.
The software package is organized into a large number of sub-
routines, each performing a small definable function. This organiza-
tion is efficient since many of the subroutines are used in several
different procedures. It also lends itself to future software develop-
ment since new programs can be formed by assembling a sequence of sub-
routines. The existing software structure of the terminal is easily
modified by dismantling the present arrangement of subroutines and
reassembling them into a new configuration.
17
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The diagram in Figure 10 shows the flow of information within the
existing programs. When the power is turned on the computer initializes
itself and generates a sign on message: "UCD - NASA TERMINAL". This
message is stored as ASCII codes in the PROM, along with the other
software programs and information. Each character is converted into a
point array by means of the character generator and stored in the
refresh memory.
After "sign on" the computer goes into a halt or waiting state.
When a task is complete the computer always returns to this state,
remaining there until a new task is brought to its attention by means
of an interrupt signal.
Since the terminal is programmed only for stand-alone operation
an interrupt occurs only when there is an inpvl; from the electronic
tablet. When the tablet generates an output, the computer examines the
vertical and horizontal input lines to determine whether the pen is
in the keyboard, graphic, or checklist area. The program then branches
to the appropriate sequence of subroutines.
If the pen is in the graphic area the computer puts the tablet in
the TRACK mode. While in the TRACK node the tablet generates a con-
tinuous sequence of coordinate pairs at the sampling rate selected by a
dial on the tablet. A pair of coordinates on the tablet is translated
by the computer into a corresponding-address in the refresh memory. To
write the bit into the refresh memory the computer must first extract
the byte containing the bit from the a*mory. The appropriate bit is
then changed and the byte is written back into the memory. After having
processed a pair of coordinates the computer returns to the halt state,
awaiting the arrival of the next sample from the electronic tablet.
19
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When the pert is in the keyboard area the colter places the
tablet in the POINT mode of operation. In this mode the tablet produces
only one pair of coordinates each time the pen is touch to the
tablet. When the pen is touched to the keyboard area the program
follows one of many sequences of subroutines, depending on the square
selected. The same procedure is followed for all of the alphameric
characters. The ASCII code corresponding to the character is used to
address the character generator and obtain the point matrix, a byte
at a time. As each byte is generated it is written into the refresh
memory until the entire point array for the character has been placed
in the memory.
If the character is a control character the program branches to
an appropriate sequence of subroutines. The cursor controls, which
allow the operator to position the cursor, are among the more compli-
cated. The address of the cursor in the character matrix is stored
in an assigned place in RAM memory. When one of the cursor controls is
touched this address is retrieved and modified in accordance with the
control function. The old cursor is removed from the refresh memory
and the new cursor written in.
Rolling the display upward or downward is accomplished by incre-
menting or decrementing the starting address of the display at a
fixed rate. The rate is generated by a program loop within the computer.
At the end of each timed interval the computer modifies the starting
address which is stored both in RAM and in a buffer memory within the
display interface.
Touching the ERASE square causes the computer to branch to a
sequence of subroutines that make the pen act like an eraser. When the
pen is placed in the handwriting area an address in the point matrix is
generated from the coordinates of the tablet, in the same way as when
the pen is in write mode. However, the computer supplements this point
with an array of 21 points surrounding it in an approximate circle_
The corresponding points in the refresh memory are then cleared.
The operator can obtain access to the SBC 80P system monitor by
touching the square labelled MONITOR. The monitor is a system soft-
ware package developed by Intel that gives the operator control of the
microcomputer by means of a number of relatively powerful commands.
The monitor provides for: the display of register contents and selected
areas of memory, the input and output of hexadecimal file by means of
paper tape or teletype, and the modification of contents of registers
and memory. The operator can return control of the computer to the
terminal's software by means of a monitor command which causes a jump
to any location in memory.
The checklist mode of operation, which is intended to be the major
means of communication, has only a token amount of software devoted to
it. The existing software divides the checklist area into seven large
sections, each with a corresponding space in RAM memory. When the pen
is touched to a section the contents of the associated section of RAM
is written into the refresh memory and displayed on the screen. This
arrangement allows an elementary demonstration of checklist operation
to be made. However, it only suggests the potential of the checklist
mode. In actual practice the checklist area would be divided into small
squares and information about the checklist would be stored in the
central computer.
21
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SUGGESTIONS FOR FURTHER WORK
The terminal, while useful in itself, can be con ; = -^,ed the first
stage in the development of a user-compatible data entr y system. As
delivered, the terminal has a minimum software package. It also falls
short of the ultimate goal of portability. The ideal terminal should be
portable so that it can be carried by the user, much like a notepad.
Further work can proceed along several lines; some designed to expand
the software capability and some directed toward achieving a portable
design.
The unique features of the terminal are its use of checklist
inputs and short handwritten messages. Both concepts require further
work if their potential is to be realized.
The first step in the development of the checklist mode of entry
should be the design of a higher level language that allows the user to
quickly and conveniently specify his own checklist. At present, tedious
assembly language programming must be used. However, by using both
graphical and alphanumeric input from the electronic tablet, a language
can be devised that allows a user to specify a checklist with only a few
instructions. Graphical input can be used to specify the format and
define the spaces while alphanumeric input can be used to list the
questions and responses.
Digitized handwriting is entirely different from the usual alpha-
numeric output of a terminal and requires unique processing, coding, and
storage. Although it is known that the information content of handwriting
is low, the electronic tablet generates an enormous amount of data.
Therefore, an opportunity exists for efficient compression of the data.
Development of these techniques is necessary before digitized hand-
writing can be rapidly transmitted and economically stored.
22
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While the preceding suggestions require the development of soft-
ware, the development of a portable terminal necessitates considerable
hardware modification. Two main factors contributing to the bulkiness
of the present tablet are: the weight of the electronic tablet and its
electronics and the lack of compactness due to the fact that the terminal
is assembled from an array of unrelated parts. The electronic tablet is 	
a- i
a precision device, overdesigned for this application. A tablet designed
for the needs of the terminal could be lighter, and furthermore, its
electronics could be incorporated as a function of the microcomputer.
Integrating the electronic tablet and the other components of the terminal
would eliminate many overlapping parts that now exist. Much of the
present size and weight is due to duplicate power supplies, cables, and
buffering electronics.
1. A User's Guide for the UCD-NASA Terminal. E. W. Owen, C. A.
James, and P. C. Jain, Department of Electrical Engineering,
University of California, Davis, March 1977.
2. The Hardware Manual for the UCD-NASA Terminal.(as above)
3. SBC 80P Prototyping Package Users Guide. Intel Corporation,
3005 Bowers Avenue, Santa Clara, CA 95051, 1976.
4. SBC 80/10 Hardware Reference Manual. (as above)
5. A User-Compatible Terminal for Medical Applications. E. W. Owen
and E. C. Moseley, Computers in Biology and Medicine, Vol. 7,
No. 2, 1977.
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APPENDIX
SBC 80/10 Single Board Computer
SBC 80P Prototype Package
SBC 016 16 klyte RAM Memory Board
This material has been taken from the Microcomputer
Systems Data Book, Intel Corp., 1976
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SBC 80/10 SINGLE BOARD COMPUTER
8080A Central Processing Unit
	 Programmable Synchronous/Asynchronous com-
munications interface with selectable teletype-
1 K bytes of read/write memory	 writer or RS232C compatibility
r.. I
Sockets for 4K bytes of programmable or masked
read-only memory
48 programmable parallel 1/0 lines with sockets for
interchangeable line drivers and terminators
Six interrupt request lines
Bus drivers for memory and 1/0 expansion
Compatible with optional memory and 1/0 expan-
sion boards.
The SBC 80/10 is a member of Intel's complete line of OEM computer systems which take full advantage, of Intel's LSI
technology to provide economical, self-contained computer based solutions for OEM applications. The SBC 80/10 is a com
plete computer system on a single 6.75-by 12 inch printed circuit card The CPU, system clock, read/write memory, non
volatile read-only-memory, I!O ports and drivers, serial communications interface, bus control logic and drivers all reside on
the board.
Intel's powerful 8 bit n-channel MOS 8080A CPU `abricated on a single LSI chip, is the central processor for the SBC 80/10
The 8080A contains six 8 bit general purpose .egg -s and an accumulator. The six general purpose registers may be ad
dressed individually or in pairs providing both single ano double precision operators.
The 8080A has a 16-bit program counter which allows direct addressing of up to 64K bytes of memory. An external stack,
located within any portion of read/write memory, may be used as a last in/first out stack to store the contents of the program
counter, flags, accumulator and all of the six general purpose registers. A sixteen bit stack pointer controls the addressing of
this external stack. This stack provides subroutine nesting that is bounded only by memory size.
The SBC 80/10 contains 1K bytes of read/write memory using Intel's
 8111 low power static RAM. All onboard RAM read
and write operations are performed at maximum processor speed. Sockets for up to 4K bytes of non volatile read only
memury are provided on the board. Read only memory may be added in 1K byte increments using Intel 8708 erasable
and electrically reprogrammable ROMs (EPROMsI or Intel 8308 masked ROMs All on-board ROM read operations are
performed at maximum processor speed.
13
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The SBC W10 contains 48 pro^unm" parallel 1/0 lines
implemented using two Intel 8255 Programmable Peri-
pheral Interfaces. The system software is used to configure
the 1/0 Titus in any combination of unkNrectional input/
output, and bi-directional pats indicated in Table 1. There-
fore, the 1/0 interface may be customized to meet specified
peripheral requirements. In order to take full advantage of
the large number of possible 1/0 configurations, sockets are
provided for interchangeable 1/0 lime drivers and termina-
tors. Hence, the flexibility of the I/O interface is further
enhanced by the capability of selecting the appropriate
combination of optional line drivers and terminators to pro-
vide the rehired sink current, polarity, and driveltermina-
tion characteristics for each application. The 48 program-
mable 1/0 lines and signal ground lines are brought out to
two 50 pin edge connectors that mate with Hateable or
round-cable.
A programmable communications interface using Intel's
8251 Universal Synchronous/Asynchronous Receiver/
Transmitter (USART) is contained on the board. A jumper
selectable baud rate generator provides the USART with all
common communications frequencies. The USART can be
programmed by the system software to select the desired
asynchronous or synchronous serial data transmission tech-
nique (including IBM Bi-Sync). The mode of operation (i.e.
synchronous or asynchronous), data format, control char-
acter format, parity, and asynchronous transmission rate
are all under program control. The 8251 provides full du-
plex, double buffered transmission and receive capability.
Parity, overrun, and framing error detection are all incorpo-
rated in the USART. The inclusion of jumper selectable
TTY or RS232C compatible interfaces on the board, in
conjunction with the USART provide a direct interface to
teletypes, CRTs, RS232 compatible cassettes, asynchronous
and synchronous modems. The RS232C or TTY command
lines, serial data lines, and signal ground lines are brought
out to a 25-pin edge connector that mates with RS232C
compatible flat or round cable.
Interrupt requests may originate from six sources. Two
jumper selectable interrupt requests can be automatically
generated by the Programmable Peripheral Interface when a
byte of information is ready to be transferred to the CPU
(i.e. input buffer is full) or a byte of information has been
transferred to a peripheral device (i.e. output Buffer is
.",ty). Two jumper selectable interrupt requests can be
automatically generated by the USART when a character is
ready to be transferred to the CPU (i.e. receive channel
buffer is full) or a character is ready to be transmitted (i.e.
transmit channel data buffer is empty), These four inter-
rupt request limes are all individually maskable under pro-
gram control. Two interrupt request lines may he interfaced
directly to user designated peripheral devices; one via the
system bus and the other via the 1/0 edge connector. Tice
six interrupt request lines share a single CPU interrupt level.
When an interrupt request is recognized. a RESTART 7
instruction is generated. The processor responds try sus-
pending program execution and executing a user defined
interrupt service routine originating at location 3816
SBC 80 memory and 1/0 capacity may be increased by add-
ing standard Intel memory and 1/0 Loards. Memory may be
expanded to 64K bytes by adding user specified combina
tions of SBC-016 16K RAM boards, SBC 416 16K PROM
boards, and SBC 406 6K PROM buards Input/output
capacity may be increased to 504 input fines and 504 out
put lines using SBC-508 1/O hoards, containing 32 input
lines and 32 output litres per board. Memory and 1;0 may
be increased simultaneously by aiding an SBC 104 board
containing 4K bytes of RAM, sockets for 4K bytes of
PROM, 48 programmable 1/0 lines and a USART. Modular
expandable backplanes and card cages, with a four board
capacity, are available to support multi-board systems.
The development cycle of SBC 80/10 based products may
be significantly reduced using the Intellec" Microcom-
puter Development System. The resident macro-assembler,
text editor, and system monitor greatly simplify the design,
development, and debug of SBC 80/10 system software. An
optional Diskette Operating System allows programs to he
loaded, assembled, edited, and executed faster than using
conventional paper tape, card, or cassette peripherals. A
unique In-Circuit Emulator (ICE-80) option provides the
capability of developing and debugging software directly on
the SBC 80/10.
Intel's high-level programming language, PL/M, provides the
capability to program in a natural, algorithmic language and
eliminates the need to manage register usage or allocate
memory. PL/M programs can he written in a much shorter
time than assembly language programs.
TABLE 1 INPUT/OUTPUT PORT MODES OF OPERATION
MODE OF OPERATION
UNIDIRECTIONAL
PORT NO. OF LINES INPUT OUTPUT	 BIDIRECTIONAL CONTROLLATCHED & LATCHED &
UNLATCHED STROBED LATCHED	 STROBED j
1 8 X X X X X
2 8 X X X X
3 8 X X X i --^
--
4 8 X X
Y
—	 ----
5 8
_..
X
—
X
-	 —
6 4 X
i ---
X__
_ 
X _
1. Note. Pon 3 must be and as a control port when either Port t or Port 2 are used as a latched and stroked input or a larches and
ntrobed output or Port 1 is used as a hidifeCtional port.
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SYSTEM CLOCK
2 048 1 1 1 t 0 IA,
CONNECTORS
No. of
Double CentersInarlaca	 MaSided	 On	 ting Cunrrectas
Pint
out	 86	 0 156	 CDC VPa01 E43000AI 11i Wrap
Petal lal	 50	 01	 3M 3415000	 Flat
"0121	 or To 131212+	 Nn%
Sena)	 76	 U 1	 3M 3462-C x11	 F 1.11/0	 nr AMP 88 106 1	 Fiat
PHYSICAL CHARACTERISTICS
Width: 12.00 in. (30.48 con) Depth: 0 50 111.(1 27 cm)
Height: 6.75 :n. (17.15 cm) Weight: 14 ot. (484.4 ym)
ELECTRICAL CHARACTERISTICS
DC Power:	 w/n PROM ! 	with PRO1%12
VCC +5'5%	 ICC 2 9A Indx	 4 OA
VDD +12 15:(.	 I Do - 140 mA ma y 	400 niA
VBB -5V 15% leg = 2 mA max	 200 mA
VAA -12V • 5% IAA 175 mA max	 175 nrA
Notes: 1 Utres nor .r%clude power requived lot opt .e.al PHOM, 110
dnvers, and 110 terminators
2 With lout 2708 PROM% and ten 220/3301t resntn twits
""allert . ill Inw
LINE DRIVERS AND TERMINATORS
1/O Dowels
The f0110wing lute drivers and b•nnu:dtno% doe all Curti
pahble with the 1/0 renvet sockets un the SBC 80/10
Unyw	 Cna..« r.,,%ot	 .nnl r.nn.nt bn.o
7438	 1.01.	 4H
1431	 1	 48
7432	 NI	 I6
7426	 1 OG	 16
7409	 NI (11:	 Ili
7408	 No
	
16
L
140J	 I (ll	 16
7400	 1	 lb
--- - -	 -
Note 1 - inverting, N 1 - non inverting. O C o pen Collw tot
Port 1 has 25 nA totem pole Oft over ,; and 1 k!! terminators
1/0 Terminators
Terminators 220S2/330S! divider or 1 k!1 pull up
7)Ot!
	77nrnxnr^^%AM
	
---p1i. yrir o.ruw
	
- - - - - - - - • - --	 -- - - - - -
lai
Bus Drivers:
Flan­
.`chv.r i. :.%t..	 ­ 4 1 .....•.. In.A)
1, Sim..
T. S6.b•
.,. r.	 T. Sir"..	 ?5
ENVIRONMENTAL
Operating Temperature 0 C to 55'C
COMPATIBLE BOARDS
SBC 016 16K hyle RAM
SRC 406 6K byte PROM
SHC 416 16K byte PROM
SBC 508 32 input hoe%/32 oullift fine%
SBC 104 4K hyte RAM, 4K hyte PROM.
48 prog I/O lines, USART
a
i
_ ^ M
^ Y
i--- Ali
ice= -fir I 1
	
i ^ I	 »,
. 
it,
SPECIFICATIONS
WORD SIZE
InstltlCl,wi 8, 1b. OI 24 bits
Data: 8 hits
CYCLE TIME
Basic Instruction Cycle 1 95µsec
Note: Basic Instruction cycle Is defined as the fastest
Instruction (i.e. four clock cycles)
MEMORY ADDRESSING
On Board ROM/PROM. 0-OFFF
On Boatel RAM I0003FFF
MEMORY CAPACITY
On Board ROM;PROM: 4K bytes (sockets only)
On Board RAM: 1K bytes
Off Bodid Expaimun. Up to 65,536 bytes using user
specified combinations of RAM, ROM, and PROM
Note ROM PROM may be. added ,n 1 K bvte mcrements
1/0 ADDRESSING
On Budrd Puxl y drttmabfe 1/0 (See Table 11
6251 N.. 1 87S" No 2 8254 x211
	 S 
"I USARt
►.»r	 N.1 N.. 2 1SAN1 ' 3 4 b I, 6	 U..0 G»mmG...r. a G,num
	
A.Mb»s E4 ES F6 Is t9 LA E7	 ED - t6	 to
110 CAPACITY
Parallel 48 progtdmrnabie lines (See Table 1)
Note Expansion to 504 input and 504 output lines can be accom-
plished usmq optional 110 built di
SERIAL BAUD RATES
Wn..l Rah IH 71
F u •y.c •:cy(KHr)	 - - -- —	 A%ytx:het.xan
16	 64
	
IJunH»+	 Syr»boxcar%	 (PnaKam
	
4dt•i IaLLI	 S.•L, r.Jdrl
	
307 2	 192M 48!10
	
153 to	 96(10 24(1(1
	
168
	
4800 1200
	
384	 38400	 24110 Onto
	
19 2	 13214	 12110	 3011
	
96	 411100	 600	 150
	
48	 4800	 JOD
	
6 9R	 I	 6990	 110
SERIAL COMMUNICATIONS CHARACTERISTICS
Svnchionou%
5 8 lilt rharactera
Internal or external character synchronization
Automatic Sync In%ertion
Asynchronous-
5 8 fill characters
Bleak character generation
1, 1 112, or 2 stop hits
F.il%e start hitrletrr.tors
INTERRUPTS
Single level with oil board logic that automatlrally, vectors
processor to location 3816 using RESTART 7 instruction.
Interrupt lef4l may originate from user specified 1;0 121
the programmable peripheral ulth • rface (2), or USART (2)
INTERFACES
Bu% All .ignals TTL compatible
Pdralbtl 1 O All sulnals TTL compatible
Serial 110 RS232C, of a 20 mil current loop TTY Inter
face (lumpei selectable)
Inter rupt Rerluest% All TTL cu •1rp3bbie (active low)
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SIBC 80P PROTOTYPE PACK11,GE
SBC 80/10 Single Board Computer 	 Two 50-pin untermir ated flat cables with connec-
SBC 604 Card cage/Back plane with compatible
	
tors that mate with S' IC 80/10 parallel 1/0 PC edge
power supply cables connectors
Comprehenswe System Monitor residing on two
	 Full complement of PROMS, 1/0 line drivers, and
Intel' 8708 EPROMs	 1/0 line terminators
RS?32C and TTY cables to interface the SBC
80/10 to any RS232C compatible device or tele	 SBC 905 Universal Pi 3totype Board for interfacing
typewriter	 custom hardware to t re SBC 80/10
The SBC 80P Prototype Package contains all the hardware, software, and cincumentatior necessary to evaluate Intel's SBC
80/10 Single Board Computer for OEM applications.
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The hem of the SBC 80P Prototype Package is the SBC
80/10 Single Board Computer, a complete computer on a
single 6.75-by-12 inch printed circuit board. The SBC
80110 includes an BONA CPU, 1 K bytes of RAM memory,
sockets for 4K bytes of EPROM memory, 48 programmable
parallel 1/0 lines with sockets for interchangeable line
drivers and terminators, a progamma! le synchronous/
asynchronous communications interface v • ith RS232C and
teletype compatibility, a multi-source single level interrupt
network and bus drivers for memory and 1/0 expansion.
An SBC 804 Modular Cardesge/Backplane is included to
house the SBC 80/10 and provide an easily accessible bus
interface. The SBC 604 houses the SBC 80/10 and up to
three expansion boards. All SBC 80 bus signals represent
on all four mating connectors. Also included are two power
supply cables, which mate with the power supply connec-
tors on the backplane, to carry 15 and t12 volts DC.
A comprehensive system monitor, residing in two Intela"
8708 EPROMs. is included to facilitate the loading, execu.
tion, and debug of SBC 80/10 based programs. Monitor
commands include the ability to read and write hexadeci-
mal paper tapes, execute pre-defined program segments,
display and alter memory contents, display and alter CPU
register contents. Monitor commands and resulting infor-
mation may be initiated and displayed using a teletype or
CRT terminal. Two cables are provided for this purpose.
The first interconnects the serial PC edge connector on the
SBC 80/10 to any RS232 compatible device. The second
connects the RS232C cable to a teletype.
Wire-wrap jumpers on the SBC 80/10 select either teletype
or RS232C operation and a jumper selectable baud rate
generator on the SBC 80/10 is used to select the appropri-
ate communications frequency.
Two 50-pin unterminated flat cables are included to facily
tate interfacing the 48 parallel 1/0 lines on the SBC 80/10
to user designated 1/0 devices. The 48 programmable 1/0
signal lines and corresponding 4B Wound lines on the SBC
80/10 are brought out to two 50-pin PC edge connectors
where they mate with the two flat cables. The cables are
left unterminated to allow the user to provide the aggro-
priate mating connector for any application.
The SBC SOP prototype package includes a full comple-
ment of EPROMs, 1/0 line drivers, and 1/0 line terminators.
Four Intel 8708 EPROMs (1K bytes each) are included
TwoEPROMs contain the system monitor and two are un-
programmed. Ten 7437 48-milliamp TTL quad 110 line
drivers, ten Intel SBC 901 22052/33052 line terminators,
and ten SBC 9C2 1 kil line terminators are included.
An SBC 905 Universal Prototype Board is provided to facil
itate the construction of SBC 80/10 customized 1/0 and/or
memory hardware. The SBC 905 plugs directly into the
SBC 604 Cardcage/Barkplane and can house up to 95
16-pin wire-wrap sockets or an equivalent mix of 14, 16,
18, 22, 24, 28, or 40-pin sockets.
The SBC 80P Prototype contains all the in-depth documen
tation needed to program and interface the SBC 80/10
Single Board Computer. An 8080 Assembly Language
Manual, PL/M Programming Manual, SBC 80/10 Hardware
Reference Manual, and SBC SW User's Guide are all
included to provide clear and concise information relevant
to the use of the SBC 80/10 in OEM equipment.
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SPECIFICATIONS
SINGLE BOARD COMPUTER
11) SBC BO/10 Single Board Computer
CAROCAGE/BACKPLANE
(1) SBC 604 Modular Cardcage/Backplane with capacity
for four SBC boards.
CABLES
12) Power Supply Cables 12 It long):
Both required for ±5, *-12 volts DC; mate with SBC
604.
(2) 50-wire parallel 1/0 Flat Cables (5 It long):
Roth mate with SBC 80/10 50-pin parallel 1/0 PC
edge connectors.
(1) RS232C Cable (2 It long):
Flat cable with 26-pin SBC 80/10 corrector on one
end and a standard 25-pin RS232C connector on
the other end.
(1) TTY Cable (5 ft long):
Interconnects RS232C cable with teletype; 25-pin
RS232C mating connector on one side; seven spade
lugs on the other end.
1/0 LINE DRIVERS AND TERMINATORS
(10) 7437 48 mA open collector line drivers
(10) SBC 901 22012/33012 terminators
(10) SBC 902 1 k12 terminators
UNIVERSAL PROTOTYPE BOARD
11) SBC 905 Universal Prototype Board with capacity for
95 16-pin wire-wrap sockets or equivalent mix of 14.
16, 18, 22, 24, 28, or 40-pin sockets; compatible with
SBC 604 cardcage/backplane.
SYSTEM MONITOR
Addresses:
0000—OBFFH(ROM;3F80-3FFFH(RAM)
Commands:
Display Memory ID)
Proure-, Execute IG)
Insert Instructions into Memory (1)
More Memory IM)
Read Hexadecimal File (Ri
Substitute Memory (S)
Write Hexadecimal File (W)
Examine and Modify CPU Registers (X)
Drivers:
Console Input
Console Output
Reader Input
Punch Output
Breakpoints:
A hardware breakpoint capability may be imple
mented by an interrupt service routine beginning at
RAM location 3C3DH. Typically, a 2-byte call is used
Interrupt generation at the breakpoint may be accorn-
plished by user hardware or by insertion of single byte
calls at instruction boundaries.
LITERATURE
8080 Assembly Language Manual
PL/M Programming Manual
SBC 80/10 Hardware Reference Manual
SBC 80P User's Guide
SBC 80/10 Schematics
5-5
i33
SBC-016 16K BYTE RAM MEMORY BOARD
SBC-80 RAM memory expansion through direct 	 Jumper selectable starting address for 16K contig-
bus Interface	 uous addresses
16K byte read/write memory capacity
	 Read/write data buffers
On-board hardware for refresh of all dynamic
	 TTL compatible data, address, and command signal
memory elements
	 interface
The SBC 016 is a member of Intel's complete :lase of SBC 80 mercury and 110 expansion !wards. The SBC 016 interfaces
directly to any SBC 80 single board com puter, via the syslern bus, b, expand RAM memory capacity.
The board -:nnlams 16K bytes of read/write memory, implemented using 32 Intel' 2107 dynamic RAM memory compo
nenls On board refresh hmdware reheshes 64 hit pusdiuns of all 32 RAM elements every 1.0 nnlhsecund •, farh mlie%li cycle
ulihtes memory for 735 nanoseconds. If a read or write cvcle ism pioyress when a refresh cycle is scheduled to br •yut, the
refresh cycle is pustlwned until the end of the read or waste cycle
The SBC 015 cuntains a jumper that is used to select contiguous 16K byte address seyrnents that begin ur lucahon !70(10,
4000 8000, m Cf)D0.
Readlwnte buffers reside on the board to butler all data that is written into or rear) burn the memory array. All dada ei1
dress, and command signals un the bus interface are TTL compatible..
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